I. INTRODUCTION
O VER the past decades, silicon has been the major semiconductor choice for power electronic devices. As stateof-the-art silicon semiconductors slowly approach their limits in terms of power losses, reduced size, safe operation area boundaries, and maximum allowable junction temperature, widebandgap semiconductors (WBG) have emerged as a potential substitute to overcome such limitations [1] . Among the WBG semiconductors, silicon carbide (SiC) has demonstrated a good compromise between its high-frequency switching capability and high-temperature performance, especially if one includes the overall converter cost saving due to smaller passives and smaller chip area [2] . As a consequence of these advantages, various types of SiC devices are nowadays commercially available, such as metal-oxide-semiconductor field-effect transistors (MOSFETs), junction field-effect transistors, superjunction transistors, and bipolar-junction transistors (BJTs). Recently, the SiC MOSFET has become dominant over the available SiC devices. It is of great interest to assess its performance under static and dynamic conditions and, even more interesting, its performance under short-circuit (SC) conditions. To that end, SiC MOSFETs have been selected for the purpose of this study. Although the claimed superior performance of SiC power devices over traditional Si devices has been the major driving force for most applications, the ability to withstand stressful and harsh conditions may alter the attitude of this conclusion. For instance, prior-art research on the SC capability of 1.2-kV SiC MOSFETs has indirectly proved this [3] - [10] . The static and dynamic performances of SiC MOSFETs have been compared to Si insulated gate bipolar transistors (IGBTs) in [7] and [11] and to Si MOSFETs in [11] and [12] , where the advantages of WBG devices have been demonstrated (i.e., lower losses, higher operation temperature). In [4] , SiC MOSFEts have shown high junction operation temperature capabilities (i.e., beyond 250
• C ) for long-term reliability; nevertheless, the SC capability has proven to be equivalent to its silicon counterparts. Additionally, the short-circuit safe operation area (SCSOA) of the latest discrete 1.2-kV SiC MOSFET devices has been lately investigated, evidencing a large variation between different manufacturers (i.e., typically Cree, Rohm, GE) [5] - [7] and testing conditions (i.e., dc-link voltage, case temperature, and gate voltage) [8] , [9] , [13] . Other studies have focused on the development of an electrothermal model for predicting the SC-SOA, including failure time and simulated junction temperature at different testing conditions, such as those in [10] and [14] .
According to the aforementioned literature, Fig. 1 gives the latest results of 1.2-kV SiC MOSFETs as a function of their nominal current and their maximum SC time. The SC operating conditions are T = 25
• C and V DS = 600 V. Based on these results, discrete SiC MOSFETs have proved to withstand 6-15 µs, evidencing for some of the cases lower robustness compared to the Si IGBTs, where the typical SC withstanding time is 10 µs at the highest operating temperature [15] . The lower SC-SOA of SiC MOSFETs raises a new challenge for SiC gate drivers, in which the protection circuit needs to rapidly detect the SC condition having in mind the higher switching frequencies of such devices and their interaction with the noisy environment. Methods for SC detection and protection for SiC MOSFETs have been proposed in [16] - [18] . Furthermore, Fig. 1 highlights that the SC robustness of high-current SiC MOSFET power modules has yet to be addressed. This fact rises new opportunities for investigation, since the SCSOA of modules is completely different compared to discrete devices due to current sharing imbalances among the paralleled chips. This possible imbalance is very likely to happen as the experimental results presented in this paper prove so. To that end, this paper contributes to the SC-SOA of SiC MOSFET power modules providing an insight into the SC performances of state-of-the-art SiC MOSFET power modules.
The failure mechanisms in SiC MOSFETs under SC conditions are mainly temperature related. SiC devices, theoretically, have a much higher intrinsic thermal limit than Si devices due to lower intrinsic carrier concentration and wider bandgap. However, SiC devices have smaller chip area and higher current density than the corresponding Si devices, resulting in higher temperature rising rate and, thus, lower SC withstanding capability. The aim of this paper is to identify which are the operating conditions in which the device can survive under an SC event. Specifically, this work presents the SC behavior of 1.2-kV/300-A SiC MOSFET power modules from Cree and 1.2-kV/180-A SiC MOSFET power modules from Rohm. Two different failure mechanisms have been identified. Based on such failure mechanisms, two SC safety criteria (i.e., SC current-based criterion and gate voltage-based criterion) are proposed as a method for defining the SCSOA. The proposed method can be used for plotting the SCSOA of power devices at different testing conditions avoiding its self-destruction. This solution is practical and cost-effective when testing expensive technologies, such as SiC.
This paper is organized as follows: Section II presents the nondestructive SC tester adopted for the SCSOA characterization of SiC MOSFET power modules. Section III shows the SC experimental results of the studied SiC MOSFET power modules up to failure. Section IV illustrates the proposed criterion for SCSOA evaluation based on the failure mechanisms observed in Section III. Section V validates the two suggested SC safety criteria for the studied SiC MOSFET power modules. Finally, concluding remarks are given. 
II. DESCRIPTION OF THE SC TESTING SETUP

A. Hardware Implementation
The following commercial SiC MOSFET power modules have been considered for the SCSOA investigation: Cree's 1.2 kV/300 A and Rohm's 1.2 kV/180 A. A nondestructive tester (NDT) has been built with the current and voltage limits of 10 kA and 2.4 kV, respectively, in the laboratory of the Energy Technology Department, Aalborg University, Denmark [19] . The basic principle of the nondestructive testing technique is to perform repetitive tests up to the physical limits of the device under test (DUT) while avoiding the device destruction. Referring to Figs. 2 and 3, the tester structure includes the following parts: a high-voltage power supply V DC that charges up a capacitor bank C DC consisting of ten capacitors, whose energy is used to perform the tests; four series protection switches working as a circuit breaker right after the SC test, and thus preventing explosions of the DUT in the case of failure and allowing for postfailure analysis; a computer-designed round busbar ensuring even current distribution among the parallel devices; a 100-MHz field-programmable gate array (FPGA) providing the driving signals for the DUT and the protection switches, together with the trigger used for acquiring the measurements. The total inductance including busbar, intrinsic inductances of the series protection, and capacitors is about 50 nH, which is larger than the external inductance that the manufacturers use to test their devices, but it is a realistic value for the end-user applications. A personal computer (PC) is used for the data acquisition and remote control, which is connected via an Ethernet link to the LeCroy HDO6054-MS oscilloscope and via an RS-232 bus to the FPGA board.
A commercial SiC MOSFET gate driver recommended by Cree is used for testing both DUTs, namely CGD15HB62P, whose desaturation protection has been inhibited in order to perform the SC tests. The experiments have been done for gateemitter voltage equal to +20 V/−6 V and external gate resistance equal to 5 Ω. The gate resistance has been chosen according to the datasheet recommendation and ensuring a good turn-on and turn-off controllability. The case temperature of the modules was about 25
• C.
B. Software Implementation
In order to perform SC tests in a repeatable and consistent way, an original automated tool having a user-friendly graphical user interface (GUI) has been developed and implemented in MATLAB (see Fig. 4 ). Such an interface provides the possibility to perform repetitive tests with a set of parameters defined by the user as well as the total number of tests to be performed and the time between pulses. The developed GUI provides a list of limits (pass conditions) to be verified to proceed automatically for the next test. After setting up the test parameters, the user sets the high-voltage power supply to the operating voltage and starts the repetitive test sequence (START button in Fig. 4) . Tests are performed completely equal to each other, according to the time sequence set by the user and the time between pulses (e.g., the off-time has been selected to 30 s, allowing enough time to cool down the device). The GUI communicates to the FPGA the exact time sequence at the beginning of every test through the instrumentation bus. A data check protocol has been implemented in order to avoid communication errors that would eventually lead to a fatal test. To make the user aware of the last parameters sent to the FPGA, a local echo is included on the left-hand side of the GUI. At the end of every test, the waveforms sampled by the oscilloscope are acquired through Active-X functions, in order to fully exploit the instrument capabilities. The acquired waveforms are stored including test index and time-stamp.
III. EXPERIMENTAL RESULTS
In this section, the experimental results will be presented. To determine the SC capability of the investigated devices, the NDT shown in Fig. 2 has been used. The SC failure limit was determined by increasing the SC pulsewidth after each successful pulse in steps of normally 100 ns until failure. Different bias voltages from 200 up to 800 V were applied. Fig. 5(a) shows a single SC event, where the 1.2-kV/300-A SiC MOSFET fails within a relatively short pulse duration of 3.2 µs for a bias voltage of 600 V and ambient temperature of 25
A. 1.2-kV/300-A SiC MOSFET
• C. In these test conditions, the device survived single SC pulse durations up to 3.1 µs. In fact, the next SC pulse with a duration of 3.2 µs causes the device failure. Initially, the drain current dramatically increases and reaches its saturation level at about 5 kA-15 times greater than its nominal value. A significant decrease of drain current suggests a fast temperature increase inside the device due to reduction on the channel carrier mobility with increasing temperature. As can be seen in Fig. 5(a) , the device is apparently able to turn off the SC current, but after 2 µs, a delayed failure occurs forcing the drain current to increase out of control. Postfailure analysis demonstrated a burn-out of one of the six paralleled SiC chips as well as an SC among the three terminals, as it is shown in Fig. 5(b) . This delayed failure is commonly recognized as a thermal runaway failure mechanism, which typically occurs when the device is in off-state at high junction temperatures. Previous studies [9] , [10] have identified through numerical validation that a thermal runaway failure is possible due to high off-state drain leakage current. Such high drain leakage current may activate the parasitic n-p-n BJT inside the MOSFET. If the parasitic BJT is turned ON, the drain current rapidly increases leading to a device failure due to typical second breakdown failure mechanisms and associated thermal runaway. This type of failure could be avoided if the energy dissipated during the SC is lower than the critical one-in this case, the calculated critical energy from the experimental waveforms is equal to 6.9 J.
Another failure mechanism has been observed for the SC testing of the 1.2-kV/300-A SiC MOSFET. During the second round of tests, the SC energy was kept below the calculated critical one (E crit = 6.9 J). Fig. 6 shows a single SC event, where the 1.2-kV/300-A SiC MOSFET fails within 1.9 µs at 800-V dc-link voltage. The device failed due to an SC between the gate and source terminals, which could have been triggered by a high local temperature close to the gate oxide causing the increase of the gate leakage current. Gate oxide reliability issues in SiC MOSFETs have previously been pointed out in [4] , [6] , and [13] . In contrast to Si MOSFETs, the higher electric field and thinner thickness of the SiC MOSFET gate oxide causes a large leakage current to flow from the gate to the source if not well designed. This issue becomes more evident at higher drain-source voltages because the electric field deeper penetrates into the P-base region. Additionally, higher temperatures also increase the gate leakage current. This has been confirmed by the results in Fig. 6 , where the gradual reduction of the gate voltage could be interpreted as an increase in the gate leakage current. 
B. 1.2 kV/180-A SiC MOSFET
To the same extent, SC tests were carried out on the 1.2-kV/180-A SiC MOSFET from Rohm. Fig. 5(a) shows the SC failure within 7.2 µs and V DC = 800 V. A similar failure mechanism has been seen as the one observed in Fig. 5(a) , in which the device apparently turns off the SC current, but after 7 µs, a thermal runaway failure occurs. Fig. 5(b) shows the burnout of one of the SiC MOSFET chips due to the SC failure. Here, a large current tail is observed, which progressively increases with the pulse length, confirming that a high drain leakage current is flowing inside the device. The calculated critical energy for the 1.2-kV/180-A DUT is 8.2 J. Additionally, the gradual reduction of the gate-source voltage is also observed, indicating that the second failure mechanism as mentioned before may be triggered. The 1.2-kV/180-A SiC module featured higher robustness against SC conditions when compared with the 1.2-kV/300-A device. One may note that the 1.2-kV/180-A device offers lower drain saturation current, about ten times of its nominal value, resulting in lower temperature stress handling during its operation. However, a good indicator to understand which device handles the higher temperature stress is the critical SC energy, where the 1.2-kV/300-A SiC MOSFET critical energy calculated from the experiments is 6.9 J and the 1.2-kV/180-A SiC MOSFET critical energy calculated from the experiments is 8.2 J.
IV. PROPOSED CRITERION FOR SCSOA EVALUATION
The new proposed method gives a general guideline in order to characterize the SCSOA of SiC MOSFETs based on the monitoring of two parameters: 1) the SC current and 2) the gate-source voltage. According to the experimental results, both parameters are good indicators for predicting SC failures in SiC MOSFETs and thus helping to avoid them. The steps of the proposed algorithm are shown in Fig. 8 . Before starting the algorithm, the user sets two limit values, namely, the SC current limit I D ,SOA and the gate-source voltage limit V G,SOA . The selection of these limits will be explained later based on the formulation of two SC safety criteria: 1) SC current-based criterion and 2) gate voltage-based criterion. The next step is to set the high-voltage power supply to the operating voltage and the SC pulse length (e.g., the starting pulse length could be set to 1 µs). It is worth noting that the proposed method requires a pass/fail evaluation after each test. To do that, the experimental SC waveforms, i.e., the SC current and gate-source voltage waveforms, are acquired by means of an oscilloscope and analyzed at the end of each test. There are two pass/fail conditions that are compared between the acquired experimental waveforms and the predefined parameter limits set by the user. In case that one of the limits is violated, the drain-source voltage and the SC pulse length are stored for producing the SCSOA of the DUT. On the other hand, when the limits have not yet been met, the user continues with the SC experiments by increasing the SC pulse length, for instance, in steps of 100 ns. The detailed discussions on the procedure and its valida- tion under various dc-link voltages are provided in the following section.
V. SCSOA ANALYSIS OF THE 1.2-KV SIC MOSFETS
To safely operate the device under SC events, two SC safety criteria have been adopted: 1) the SC-current-based criterion and 2) the gate-voltage-based criterion. These two criteria have been identified based on the previous experiments on SiC MOSFET power modules.
A. SC-Current-Based Criterion
Based on SC failures related to thermal runaway instabilities, an original approach is developed, which relies on the negative dependence between the SC current and the junction temperature [20] . The idea is to define during the SC event a drain current level, which corresponds to the maximum allowable junction temperature that the device can withstand up to failure. For instance, in Fig. 5 , the critical temperature value that leads to thermal runaway corresponds to an SC current of 3 kA. In order to avoid this type of failure, a new method is proposed consisting of applying an SC pulse no longer than the one needed to heat it up to the critical temperature. Since the junction temperature of the chip is difficult to measure, a minimum SC current level is defined, ensuring lower SC energy dissipation-the 1.2-kV/300-A SiC MOSFET limit is selected to be 4 kA.
To validate that this approach could be implemented as a new method for SC protection in the future modern SiC gate drivers, several tests have been done for various dc-link voltages, in which the SC pulse is not further increased if the SC current reaches the selected limit (e.g., 4 kA). Fig. 9(a) demonstrates that the device operates safely when the SC-current-based criterion is applied at different dc-link voltages. The driving strategy of these devices becomes critical: it is shown that the higher the dclink voltage, the shorter pulse length due to the large dissipated power. For instance, the gate driver must be designed to detect the SC condition and protect the device within 1.8 µs at 800 V.
One further verification of the SC current-based criterion is given by applying the proposed method to the 1.2-kV/180-A SiC MOSFET. As can be seen in Fig 7, the critical temperature value leading into thermal runaway corresponds to an SC current of 1 kA. For that reason, the maximum SC current level is selected to be 1.5 kA for the 1.2-kV/180-A device. Similarly as before, the DUT has been tested under different dc-link voltages without violating the SC current-based criterion. Fig. 9(b) shows the SC robustness when the proposed approach is applied.
B. Gate-Voltage-Based Criterion
Based on SC failures related to the degradation of the gate oxide, another approach is proposed based on the reduction of the gate voltage level during the SC event. The approach consists of defining a gate voltage level, which corresponds to the maximum allowable gate leakage current that the device can withstand up to failure. For instance, in Fig. 7 , the final gate voltage value that leads to the gate destruction is about 19.4 V. In order to avoid this failure, a second method is proposed consisting of applying an SC pulse no longer than a selected gate voltage value-the 1.2-kV/300-A SiC MOSFET limit is selected to be 19.5 V.
The validation of the gate-voltage-based criterion is demonstrated in Fig. 10(a) and (b) for the 1.2-kV/300-A SiC MOSFET and the 1.2-kV/180-A SiC MOSFET, respectively. Several tests have been done for various dc-link voltages, in which the pulse length is not further increased if the gate voltage decreases below the selected limit (e.g., V GS = 19.5 V for the first device and V GS = 19.4 V for the second one). Fig. 10 reveals that the two devices survive if the gate-voltage-based criterion is applied at different dc-link voltages. One important aspect is that when the DUTs are tested at low dc-link voltages, i.e., 200 or 300 V, the gate-voltage-based criterion is not met; instead, the SC-currentbased criterion has first been met and longer SC times are not applied.
C. SC Safe Operation Area
In order to identify the operating conditions where the SiC device can survive under an SC event, two parameters are usually studied: the SC withstanding time t sc and the critical SC energy E crit . Typically, t sc is around 10 µs at the maximum rated operating temperature, which may be a possible thread for SiC MOSFET power modules, since their SC robustness remains unknown. In this regard, this section will experimentally illustrate the SC capability of the two SiC MOSFET power modules. The SCSOA of the DUTs has been formulated based on two original SC criteria: 1) the SC-current-based criterion, I D ,SOA ; and 2) the gate-voltage-based criterion, V G,SOA . To that end, Fig. 11 shows the SCSOA of the two studied SiC MOSFET power modules as a function of the drain-source voltage and SC time at room temperature. As can be observed in Fig. 11 , the SC-current-based criterion seems to be more restrictive than the gate-voltagebased criterion, although at higher dc-link voltages, it is worth noting that the gate-voltage-based criterion becomes more crucial. The more restrictive criterion will be selected as the final SCSOA as indicated with a dashed line in Fig. 11 .
Furthermore, it is worth pointing out that in order to take advantage of SiC MOSFET power module benefits, more stringent requirements are needed in the design of gate driver fault protection circuits. For instance, if both modules are to be operated at 600-V bias voltage, the gate driver must be able to protect the device within 2 µs for the 1.2-kV/300-A DUT and within 5.8 µs for the 1.2-kV/180-A DUT, as shown in Fig. 11 . From these results, one may conclude that the SC withstanding capability of SiC power module devices in this study is lower than the one of Si IGBT power modules. Nevertheless, the authors would like to emphasize that Si IGBTs do not always fulfill the typical SC withstanding time of 10 µs, as demonstrated in [21] and [22] . For future activities, the new proposed guideline for the SCSOA evaluation of SiC MOSFETs could also be provided as a function of the operating junction temperature. It is worth noting that the proposed method relies on temperature-dependent indicators, which could easily be applied for SCSOA characterization at different temperatures. Furthermore, prior studies have already pointed out a linear dependence of the SCSOA with the initial junction temperature [23] , [24] . For this reason, the expected outcome would be a linear shift toward lower SCSOA with increasing temperature.
VI. CONCLUSION
In this study, an investigation of the SCSOA of commercial 1.2-kV SiC MOSFET power modules is presented by looking at their characteristics, trying to understand potentials and possible limitations, and drawing initial conclusions on how such devices must be operated in order to ensure a good SC withstanding capability. Two failure mechanisms have been observed in this work, which are in agreement with the ones found in the literature for discrete SiC MOSFETs. The first one occurs on both gate and drain terminals due to the high drain leakage current in the off-state as a consequence of the high energy dissipated during the SC event. A local fusion on the surface metallization of the device is observed when the module is opened. The second failure occurs in the gate side simultaneously with the destruction between drain and source during the SC turn-off. The main contributor is thought to be the high gate leakage current due to degradation of the material properties of the gate oxide, which are more crucial at high temperatures. Based on the observed SC failures, two SC criteria have been adopted in order to predict their robustness under SC conditions: 1) the SC-current-based criterion and 2) the gate-voltage-based criterion. A new guideline is proposed to define the SCSOA of the two studied SiC MOSFET power modules by applying the two SC safety criteria with the aim of providing some margin in order to avoid unnecessary failures for the typical SCSOA characterization.
